

CONTENTS

Foreword	(vii)
Preface	(ix)
Acknowledgement.....	(xi)
About the Author.....	(xxiii)

CHAPTER 1: NUMBER SYSTEM

1.1 Digital Electronics	1
1.1.1 Introduction.....	1
1.1.2 Advantages of Digital Systems	2
1.1.3 Comparison of Digital and Analog Systems.....	2
1.2 Data Representation and Coding.....	3
1.2.1 Data Representation in Digital System	3
1.2.2 Data Representation in Coding Schemes	3
1.3 Number Representation	4
1.3.1 Fixed Point Representation	4
1.3.2 Floating Point Representation.....	6
1.4 Digital Number System.....	7
1.4.1 Binary Number System.....	8
1.4.2 Octal Number System	8
1.4.3 Decimal Number System	8
1.4.4 Hexadecimal Number System.....	9
1.5 Number System Conversion	9
1.5.1 Conversion from Binary Number System to any other Base	10
1.5.2 Conversion from Decimal Number System to any other Base	12
1.5.3 Conversion from Octal Number System to any other Base	16
1.5.4 Conversion from Hexadecimal Number System any other Base.....	19

1.6	Binary Arithmetic	21
1.6.1	Binary Addition	21
1.6.2	Binary Subtraction	23
1.6.3	Binary Multiplication.....	24
1.6.4	Binary Division.....	24
1.7	Representation of Signed Number	25
1.7.1	Sign Magnitude Representation.....	26
1.7.2	1's Complement Representation	27
1.7.3	2's Complement Representation	27
1.8	Complements r's and (r-1)'s	28
1.8.1	Diminished Radix Complement (r-1)'s Complement	29
1.8.2	Radix Complement r's Complement.....	30
1.8.3	Subtraction using Complements	32
1.8.4	Difference between 1's Complement and 2's Complement	37
1.9	Hexadecimal Arithmetic	37
1.9.1	Hexadecimal Addition	37
1.9.2	Hexadecimal Subtraction	39
1.10	Codes	41
1.10.1	Binary Coded Decimal (BCD).....	41
1.10.2	Excess-3 Code.....	43
1.10.3	Gray Code	46
1.10.4	Sequential Code	48
1.10.5	Alphanumeric Code	49
1.11	Error Detection Code	51
1.11.1	Parity Bit.....	51
1.11.2	Check Sum.....	51
1.11.3	Parity Data Codes	52
1.12	Error Correcting Code.....	53
1.12.1	Number of Parity Bits	53
	<i>Short Answer Questions</i>	55
	<i>Previous Year GATE Questions</i>	58
	<i>Practice Questions</i>	61

CHAPTER 2: COMBINATIONAL LOGIC SYSTEM

2.1	Introduction.....	63
2.2	Basic Logic Gates	64
2.2.1	AND Gate	64

2.2.2	OR Gate	65
2.2.3	NOT Gate.....	67
2.3	Advanced Logic Gates.....	67
2.3.1	NAND Gate	68
2.3.2	NOR Gate	70
2.3.3	EX-OR or XOR Gate	72
2.3.4	EX-NOR or XNOR Gate	73
2.4	Boolean Algebra	74
2.4.1	Boolean Variables.....	74
2.4.2	Boolean Operators	75
2.5	Boolean Laws and Theorems.....	75
2.5.1	Principle of Duality.....	76
2.6	Standard Forms of Boolean Expression.....	79
2.6.1	Sum of Products (SOP).....	80
2.6.2	Product of Sums (POS).....	80
2.6.3	Canonical Form.....	80
2.6.4	Converting SOP to POS.....	84
2.6.5	Conversion from POS to SOP.....	85
2.7	Karnaugh Map	87
2.7.1	Plotting of Karnaugh Map	90
2.7.2	Grouping of Cells.....	92
2.7.3	Writing the Equivalent Expression	95
	<i>Short Answer Questions</i>	97
	<i>Previous Year GATE Questions</i>	109
	<i>Practice Questions</i>	116

CHAPTER 3: COMBINATIONAL LOGIC CIRCUITS

3.1	Introduction.....	119
3.2	Design Strategy of Combinational Logic Circuits.....	120
3.3	Adders.....	120
3.3.1	Half Adder	120
3.3.2	Full Adder	121
3.4	Subtractor.....	124
3.4.1	Half Subtractor.....	124
3.4.2	Full Subtractor	125
3.5	Digital Comparator	128
3.5.1	One-bit Magnitude Comparator.....	128
3.5.2	Two-bit Magnitude Comparator	130

3.6	Multiplexer.....	132
3.6.1	2 to 1 Multiplexer.....	132
3.6.2	4 to 1 Multiplexer.....	133
3.6.3	8 to 1 Multiplexer.....	134
3.7	Designing of Logic Gates using 2:1 Multiplexer.....	136
3.7.1	AND Gate	136
3.7.2	OR Gate	137
3.7.3	NAND Gate	138
3.7.4	NOR Gate	138
3.7.5	EXCLUSIVE-OR(XOR) Gate.....	139
3.7.6	EXCLUSIVE-NOR(XNOR) Gate	139
3.7.7	NOT Gate.....	140
3.8	Demultiplexer	141
3.8.1	1 to 2 Demultiplexer	141
3.8.2	1 to 4 Demultiplexer	142
3.8.3	1 to 8 Demultiplexer	144
3.9	Encoder	146
3.9.1	Octal to Binary Encoder.....	146
3.9.2	Decimal to BCD Encoder	147
3.9.3	Priority Encoder	149
3.10	Decoder	150
3.10.1	2 to 4 Decoder	151
3.10.2	3 to 8 Decoder.....	152
3.11	Code Converter	154
3.11.1	Binary to BCD Code Converter.....	154
3.11.2	BCD to Excess-3 Code Converter	156
3.11.3	BCD to Seven Segment Decoder	158
3.12	Parity Circuits	160
3.12.1	3-bit Odd/Even Parity Generator	160
	<i>Short Answer Questions</i>	161
	<i>Previous Year GATE Questions</i>	166
	<i>Practice Questions</i>	171

CHAPTER 4: SEQUENTIAL LOGIC SYSTEMS AND CIRCUITS

4.1	Introduction.....	173
4.2	Types of Sequential Logic Circuits.....	174
4.3	Types of Triggering	175

4.4	Basic Sequential Circuits	176
4.4.1	SR Latch	176
4.5	Flip-flops.....	178
4.5.1	SR Flip-Flop	179
4.5.2	JK Flip-Flop.....	182
4.5.3	D Flip-Flop	186
4.5.4	T Flip-Flop.....	188
4.6	Conversion of Flip-Flops	190
4.6.1	Convert SR Flip-Flop into JK Flip-Flop	191
4.6.2	Convert JK Flip-Flop into SR Flip-Flop	192
4.7	Shift Registers	193
4.7.1	Classification of Shift Registers.....	193
4.7.2	Shift Registers Counters	198
4.8	Counters	200
4.8.1	Classification of Counters.....	200
4.8.2	Asynchronous Counters	200
4.8.3	Synchronous Counters	202
4.8.4	Design of Counters using Flip-Flops	203
	<i>Short Answer Questions</i>	206
	<i>Previous Year GATE Questions</i>	211
	<i>Practice Questions</i>	220

CHAPTER 5: DIGITAL LOGIC FAMILIES

5.1	Introduction.....	223
5.1.1	Level of Integration.....	223
5.2	Classification of Logic Families	224
5.2.1	Nomenclature of Logic Family	224
5.3	Resistor Transistor Logic (RTL).....	225
5.4	Diode Transistor Logic (DTL).....	226
5.5	Transistor Transistor Logic (TTL)	227
5.5.1	TTL with Open Collector Output Configuration	227
5.5.2	TTL with Totem-Pole Configuration.....	228
5.5.3	TTL with Tri-State Logic.....	229
5.6	Emitter Coupled Logic (ECL).....	231

5.7	Complementary Metal Oxide Semiconductor (CMOS) Logic	232
5.7.1	CMOS Inverter.....	233
5.7.2	CMOS NAND Logic	234
5.7.3	CMOS NOR Logic	236
5.8	CMOS TTL Interfacing	237
5.8.1	TTL Driving CMOS	237
5.8.2	CMOS Driving TTL	239
5.9	Characteristics of Digital Logic Families	239
5.9.1	Speed of Operation	240
5.9.2	Power Dissipation	240
5.9.3	Fan-in and Fan-Out.....	240
5.9.4	Noise Margin	241
5.9.5	Operating Temperature	242
5.10	Comparison of all Logic Families.....	242
	<i>Short Answer Questions</i>	243
	<i>Previous Year GATE Questions</i>	248
	<i>Practice Questions</i>	252

CHAPTER 6: SEMICONDUCTOR MEMORIES

6.1	Introduction.....	255
6.2	Semiconductor Memory.....	255
6.2.1	Memory Capacity.....	255
6.2.2	Memory Organisation	256
6.2.3	Speed of Memory Chip	257
6.3	Memory Operation.....	257
6.4	Classifications of Semiconductor Memory	258
6.4.1	Random Access Memory (RAM)	259
6.4.2	Read Only Memory (ROM).....	261
6.4.3	Sequential Access Memory (SAM)	263
6.5	Charged Coupled Device (CCD) Memory.....	264
6.6	Content Addressable Memory (CAM).....	265
6.7	Memory Expansion.....	266
6.7.1	Word Length Expansion	266
6.7.2	Word Capacity Expansion	267
	<i>Short Answer Questions</i>	268
	<i>Previous Year GATE Questions</i>	271
	<i>Practice Questions</i>	274

CHAPTER 7: PROGRAMMABLE LOGIC DEVICES

7.1	Introduction.....	277
7.2	Classification of PLDs	277
7.3	Simple Programmable Logic Device (SPLD).....	278
7.3.1	Programmable Read Only Memory (PROM)	278
7.3.2	Programmable Logic Array (PLA)	281
7.3.3	Programmable Array Logic (PAL)	283
7.4	Complex Programmable Logic Device (CPLD).....	285
7.4.1	Architecture of CPLD	286
7.5	Field Programmable Gate Array (FPGA)	288
	<i>Short Answer Questions</i>	294
	<i>Previous Year GATE Questions</i>	300
	<i>Practice Questions</i>	300

CHAPTER 8: A/D AND D/A CONVERTERS

8.1	Introduction.....	303
8.2	Need of Conversion	303
8.3	Digital to Analog Converters	305
8.3.1	Weighted Resistor D/A Converter	305
8.3.2	R-2R Ladder D/A Converter.....	307
8.4	Specifications of D/A Converters	308
8.5	Applications of D/A Converters	309
8.5.1	Examples of D/A Converter ICs	310
8.6	Analog to Digital Converter.....	310
8.6.1	Sample and Hold Circuit.....	310
8.6.2	Quantization and Encoding.....	312
8.7	Types of A/D Converters	314
8.7.1	Flash Type A/D Converters	314
8.7.2	Counter Type A/D Converters	316
8.7.3	Successive Approximation A/D Converter.....	317
8.7.4	Dual Slope Type A/D Converters	319
8.8	Specifications of A/D Converter.....	321

8.9 Applications of A/D Converters	322
8.9.1 Examples of A/D Converter ICs	323
<i>Short Answer Questions</i>	323
<i>Previous Year GATE Questions</i>	327
<i>Practice Question</i>	330

CHAPTER 9: INTRODUCTION TO VERILOG HDL PROGRAM FOR DIGITAL CIRCUIT

9.1 Introduction.....	331
9.1.1 Need of HDL.....	331
9.2 Digital System Design using Verilog.....	332
9.2.1 Modelling Styles in Verilog.....	333
9.2.2 Verilog HDL for Truth Table	337
9.3 Verilog HDL for Combinational Logic Circuits.....	337
9.3.1 Verilog HDL Program for all Logic Gates using Structural Modelling	338
9.3.2 Verilog HDL Program for Half Adder using Structural Modelling	339
9.3.3 Verilog HDL Program for 4-bit Full Adder using Structural Modelling	340
9.3.4 Verilog HDL Program for 1-bit Half Subtractor using Data Flow Modelling	342
9.3.5 Verilog Code for 1-bit Full Subtractor using Data Flow Modelling	344
9.3.6 Verilog HDL Program for 3:8 Decoder using Dataflow Modelling	346
9.3.7 Verilog Code for 8:3 Priority Encoder using Structural Modelling	347
9.3.8 Verilog HDL Program for 1:4 Demultiplexer using Behavioral Modelling	349
9.3.9 Verilog HDL Program for 4:1 Multiplexer using Structural Modelling	351
9.4 Verilog HDL Program for Sequential Circuits	353
9.4.1 Verilog Code for 4-bit Binary Up-down Counter using Behavioral Modelling	353

9.4.2	Verilog HDL Program for D Latch using Behavioral Modelling	355
9.4.3	Verilog HDL Program for D Flip-flop using Behavioral Modelling	355
9.4.4	Verilog HDL Program for JK Flip-flop using Behavioral Modelling	356
	<i>Short Answer Questions</i>	359
	<i>Practice Questions</i>	361
	Annexure I: Digital Circuit IC Numbers	363
	Annexure II: List of Keywords, System Tasks & Compilers Directives used in Verilog HDL Program	365
	Index	367